

depending on whether a positive or negative tone resist is used. This creates an opening 225 in the resist layer, exposing the substrate below. An etch process patterns the substrate using the resist layer as an etch mask, creating the desired features. In some types of photoresist, excessive roughness can be observed on the edges 245 of the resist (referred to as line edge roughness or LER). LER can distort the resist mask, adversely impacting the transfer of the desired pattern onto the substrate. This reduces the lithographic process window. As feature size becomes smaller, the irregular pattern transfer can cause various device issues, particularly with patterns of high resolutions in, for example, memory ICs. For example, irregular pattern transfer can cause variations in transistor gate threshold voltage (V_T), leakage, and degradation of retention time, thereby adversely impacting device performance, reliability, and manufacturing yields.

[0005] From the foregoing discussion, it is desirable to reduce LER in the resist to improve the transfer of patterns from the resist to the substrate.

Summary of Invention

[0006] The present invention relates to the fabrication of ICs. More particularly, the invention relates to the transfer of patterns on a substrate for forming features during IC fabrication. The substrate is coated with a photosensitive layer having compounds dissolved in a solvent. In accordance with the invention, the solvent is evaporated without using elevated temperatures to reduce or eliminate roughness exhibited on the sidewalls of the photosensitive layer after development. In one embodiment, the solvent is evaporated in a vacuum environment.

Brief Description of Drawings

[0007] Figs. 1-2 show a conventional process for forming a photosensitive mask; and

[0008] Figs. 3-4 show a process for forming a photosensitive mask in accordance with one embodiment of the invention.

Detailed Description

[0009] Fig. 3 shows a process for forming a photosensitive mask on a substrate. The photosensitive mask can be used to create features on the substrate during, for

example, IC fabrication. Various types of ICs, such as memory, processors or DSPs, can be formed. As shown, a substrate 310 is provided. The substrate, in one embodiment, is a semiconductor substrate, such as silicon. The substrate can be prepared to include one or more device layers, depending on the stage of processing. For example, device layers can include dielectric materials (e.g., silicon dioxide or silicon nitride), conductive materials (copper, tungsten, or aluminum), or semiconductive materials (polysilicon). In some cases, the substrate itself can be patterned to create, for example, trenches for capacitors or isolation.

[0010] A photosensitive layer 320 is deposited on the surface of the substrate. In one embodiment, the photosensitive layer comprises photoresist. Various types of photoresist, such as positive or negative tone photoresist, can be used. The photoresist comprises components, such as photosensitive compounds, which are dissolved in a solvent. In one embodiment, the photoresist is sensitive to radiation wavelengths at or below 193 nm. Photosensitive materials that are sensitive to radiation at other wavelengths are also useful. The photosensitive layer is deposited on the substrate by spin-coating techniques. Spin-coating is achieved by spinning the substrate at high speeds, for example, 1000 to 5000 rpm for about 30 to 60 seconds.

[0011] Variations of light or reflectance into the resist layer can occur. To reduce variations of reflectance, an antireflective coating (ARC) can be deposited on the substrate prior to depositing the photoresist layer. Various types of ARC can be used. The ARC comprises, for example, an organic material such as the AZ[®] BARL[®]-II coating material manufactured by Clariant AG. Non-organic materials with suitable optical properties, such as titanium nitride (TiN) or silicon carbide ($\text{Si}_x\text{O}_y\text{C}_z$), are also useful.

[0012] In conventional processes, a soft bake is performed after being deposited on the substrate to evaporate the solvent. The resist is heated to above the boiling point of the solvent at ambient pressure to ensure its complete evaporation. Typically, the soft bake is performed at an elevated temperature of about 70 to 150 degrees Celsius. It has been found that elevated baking temperatures can induce changes in the physical and chemical properties of the resist. This can lead to significant LER, which adversely affects the lithographic window.

[0013] In accordance with the invention, the solvent of the resist layer is evaporated without using elevated temperatures. The solvent is removed by reducing the pressure of the environment, which causes the boiling point of the solvent to drop. A low pressure or vacuum environment accelerates the evaporation of the solvent without the use of elevated baking temperatures. The pressure of the environment can be, for example, about 1 Pa to less than 1×10^5 Pa. For example, a moderate vacuum pressure of less than 10hPa can be used to evaporate the solvent of a thin layer of resist comprising a thickness of 1 μ m or less at about room temperature. The solvent comprises, for example, propylene glycol monomethyl ether acetate (PGMEA), ethylacetate or cyclohexanol. Other types of solvents are also useful. Evaporation is accelerated without the use of elevated baking temperatures, which may induce changes in the mechanical or chemical properties of the photosensitive materials. In one embodiment, temperatures raised slightly above room temperature may also be used in combination with the vacuum environment to accelerate the evaporation process. Different combinations of temperature and vacuum conditions may be provided, depending on the type of solvent used and its associated boiling behavior.

[0014] Elevated baking temperatures used in conventional processes, for example, increases the rate of phase separation, which introduces LER in the resist. By eliminating the elevated temperatures, thermally induced changes can be avoided or minimized. In addition, the use of vacuum conditions accelerates the processing time. Hence, the rate of phase separation is less significant with respect to the processing time scale, and this effectively reduces or eliminates LER, which has been observed in conventional resist processes.

[0015] After the solvent is evaporated from the resist, the process continues as in conventional lithographic processes. For example, the resist is selectively exposed with radiation through a mask with the desired patterns. As shown in Fig. 4, the resist is developed to remove either the exposed or unexposed portions 425, depending on whether a positive or negative tone resist is used. The patterned resist layer serves as a mask for a subsequent etch process to create the desired features on the substrate. Since thermally induced changes are avoided, the edges of the resist 445 are not rough, thereby improving pattern transfer to the substrate.

[0016] While the invention has been particularly shown and described with reference to various embodiments, it will be recognized by those skilled in the art that modifications and changes may be made to the present invention without departing from the spirit and scope thereof. The scope of the invention should therefore be determined not with reference to the above description but with reference to the appended claims along with their full scope of equivalents.